PW PACKAGE (TOP VIEW)

SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004

- Use CDCVF2509A as a Replacement for this Device
- **Designed to Meet and Exceed PC133** SDRAM Registered DIMM Specification Rev. 1.1
- Spread Spectrum Clock Compatible
- **Operating Frequency 50 MHz to 175 MHz**
- Static Phase Error Distribution at 66 MHz to 166 MHz Is ±125 ps
- Jitter (cyc cyc) at 66 MHz to 166 MHz Is **|70| ps**
- FBOUT F

- 25-Ω On-Chip Series Duriping
- No External RC Ne work / ke juired
- **Operates at 3**

description

The CDCVF250% is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCVF2509 operates at a 3.3-V V_{CC} . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew. low-litter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCVF2509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCVF2509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




AGND CLK 24 AV_{CC} 23 1Y0 3 CC 1Y1 1Y2 GND GND 2Y2 2Y3 15 V_{CC} 2G 14 13 FBIN

SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004

description (continued)

The CDCVF2509 is characterized for operation from 0°C to 85°C.

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).





SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004

AVAILABLE OPTIONS						
	PACKAGE					
TA	SMALL OUTLINE (PW)					
000 10 0500	CDCVF2509PWR					
0°C to 85°C	CDCVF2509PW					

Terminal Functions

				Τ _Α	SMALL OUTLINE (PW)						
					CDCVF2509PWR						
				0°C to 85°C	CDCVF2509PW	S					
				Terminal	Functions	PTION PULL You the ODCVF2509 clock driver. CLK is used that generates the clock output signals. CLK must					
TE	RMINAL	ТҮРЕ			DESCRI	PTION					
NAME	NO.				52001						
CLK	24	I	to provide have a fix up and a feedback	the reference signa ed frequency and fi valid CLK signal is signal to its referen	applied, a stablizatio ce signal.	n tim is required for the PLL to phase lock the					
FBIN	13	I	FBOUT to	edback input. FBIN provides the near ack stones to the internal PLL. FBIN must be hard-wired to DUT to complete the PLL. The internated PLL synchronizes CLK and FBIN so that there is nominally ophase error between CLL and FBIN.							
1G	11	I	Output ba disabled t frequency	o a logic-low stat	e output et able for out Where 1G is high, all ou	buts $1Y(0:4)$. When 1G is low, outputs $1Y(0:4)$ are ttputs $1Y(0:4)$ are enabled and switch at the same					
2G	14	I		o a logic low state.		buts 2Y(0:3). When 2G is low, outputs 2Y(0:3) are tputs 2Y(0:3) are enabled and switch at the same					
FBOUT	12	ο	When set	euput. FLOUT is c ernally wired to FE 26-Ω cories-damp	SIN, FBOUT completes	edback. It switches at the same frequency as CLK. s the feedback loop of the PLL. FBOUT has an					
1Y (0:4)	3, 4, 5, 8, 9	×.	G ir put.	Mese outputs can l		es of CLK. Output bank 1Y(0:4) is enabled via the bw state by deasserting the 1G control input. Each tor.					
2Y (0:3)	21, 20, 17, 16	0	2 5 input.	These outputs can l	provide low-skew copi be disabled to a logic-lo 2 series-damping resis	es of CLK. Output bank 2Y(0:3) is enabled via the ow state by deasserting the 2G control input. Each tor.					
AVCC		Power	be used to		r test purposes. When	ence for the analog circuitry. In addition, ${\rm AV}_{CC}$ can ${\rm AV}_{CC}$ is strapped to ground, PLL is bypassed and					
AGND	1	Ground			les the ground referen	ce for the analog circuitry.					
V _{CC}	2, 10, 15, 22	Power	Power su	pply							
GND	6, 7, 18, 19	Ground	Ground								



SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, AV _{CC} (see Note 1)	–0.5 V to 4.3 V
Input voltage range, V _I (see Note 2)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state,	C
V_{O} (see Notes 2 and 3)	5 V to V _{CC} + 0.5 V
Input clamp current. I_{ik} (V _i < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_{A} = 55^{\circ}$ C (in still air) (see Note 4)	07W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent dam on to the douter. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicate tunder "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device to be oblight.

NOTES: 1. AV_{CC} must not exceed V_{CC}+ 0.7 V

2. The input and output negative-voltage ratings may be exceeded if mon put and output clamp-current ratings are observed.

3. This value is limited to 4.6 V maximum.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

DISSIPATION RATING TABLE

PACKAGE	BOARD TYPE [‡]	$R_{\theta JA}$		L =RATING FACTOR [§] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW	JEDEC low-K	114.5°C/W	5 70 mW	8.7 mW/°C	520 mW	390 mW
FVV	JEDEC high-K	62.1°C/W	1690 m	16.1 mW/°C	960 mW	720 mW

[‡] JECEC high-K board has better thermal problemance due to multiple internal copper planes.

§ This is the inverse of the traditional junction to ambient mermal resistance (R $_{\theta JA}$).

recommended operating conditions (see Note 5)

	MIN	MAX	UNIT
Supply voltage, V _{CC} , AV	3	3.6	V
High-level input voltage, VIH	2		V
Low-level input voltage, VIL		0.8	V
Input voltage, VI	0	VCC	V
High-level output current, IOH		-12	mA
Low-level output current, IOL		12	mA
Operating free-air temperature ,T _A	0	85	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclk	Clock frequency	50	175	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time¶		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	II = -18 mA	3 V			-1.2	V
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2	•		
∨он	High-level output voltage	I _{OH} = -12 mA	3 V	2.1	2		V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4	~		
		I _{OL} = 100 μA	MIN to MAX		21	0.2	
VOL	Low-level output voltage	I _{OL} = 12 mA	3 V			0.8	V
		$I_{OL} = 6 \text{ mA}$	3			0.55	
		$V_{O} = 1 V$	3	-28			
IOH	High-level output current	V _O = 1.65 V	5.3 V		-36		mA
		V _O = 3.135 V	3.6 V			-8	
		V _O = 1.95 V		30			
lol	Low-level output current	V _O = 1.65 V	3.3 V		40		mA
		V _O = 0.4 V	3.6 V			10	
Ιį	Input current	$V_{I} = V_{CC}$ or GND	3.6 V			±5	μΑ
Icc‡	Supply current (static, output not switching)	$V_I = V_{CC} \text{ or } SN$, $I_O = 0$, Outputs: swornhigh	3.6 V, 0 V			40	μΑ
∆ICC	Change in supply current	One-in-rut at V _{CC} 0.6 V, Ot on oputs to V _{CC} or GND	3.3 V to 3.6 V			500	μΑ
Ci	Input capacitance	VEC ON AND	3.3 V		2.5		pF
Co	Output capacitance	VO = Vice or GND	3.3 V		2.8		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the upprot is to value specified under recommended operating conditions.
[‡] For dynamic I_{CC} vs Frequency, refer to Figures 8 and 9.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 25 \text{ pc}$ (see Note 6 and Figures 1 and 2)[†]

P	ARAMETER	FROM	TO	V _{CC} , /	3.3 V	UNIT	
		(INPUT)	(OUTPUT)	MIN	TYP	MAX	
	Phase error time – static (norn-clzed) (see Figures 3–6)	CLK↑ = 66 MHz to166 MHz	FBIN↑	-125		125	ps
t _{sk(o)}	Output skew time‡	Any Y	Any Y			100	ps
	Phase error time – jitter (see Note 7)	CLK = 66 MHz to 100 MHz	Any Y or FBOUT	-50		50	
	Jitter(cycle-cycle)		Any Y or FBOUT		70		ps
	(see Figure 7)	CLK = 100 MHz to 166 MHz	Any Y or FBOUT		65		
	Duty cycle	f _(CLK) > 60 MHz	Any Y or FBOUT	45%		55%	
t _r	Rise time	$V_{O} = 0.4 V$ to 2 V	Any Y or FBOUT	0.3		1.1	ns/V
tf	Fall time	$V_{O} = 2 V \text{ to } 0.4 V$	Any Y or FBOUT	0.3		1.1	ns/V
^t PLH(bypass mode)	Low-to-high propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns
^t PHL(bypass mode)	High-to-low propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns

[†] These parameters are not production tested.


[‡]The t_{sk(0)} specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.


7. Calculated per PC DRAM SPEC (tphase error, static - jitter(cycle-to-cycle)).



SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004




PARAMETER MEASUREMENT INFORMATION





SCAS637C – DECEMBER 1999 – REVISED DECEMBER 2004




TYPICAL CHARACTERISTICS

C. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN



SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004



TYPICAL CHARACTERISTICS

B. Total current = $I_{CC} + AI_{CC}$

- C. $C_{(LY)}$ = Lumped capacitive load Y_{1-n}
- D. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN




SCAS637C - DECEMBER 1999 - REVISED DECEMBER 2004

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

PW (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCVF2509PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCVF2509PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCVF2509PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCVF2509PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF2509PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCVF2509PWR	TSSOP	PW	24	2000	346.0	346.0	33.0

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated